

FIG. 1




FIG. 2




FIG. 3




FIG. 4

PIPELINE STAGE		RESOURCE USAGE - Processor Logic or System Memory								
		Instruction Fetch Logic	ROM or 2 Port Main RAM	Instruction Decode Logic	Register RAM (3port)	Address Mode Logic	ALU	Peripheral Adaptor Logic	Branch / Wait Logic	Register Write Logic
Stage #	Description									
0	Instruction Fetch	Used	Read							
1	Instruction Decode			Used						
2	Register Reads				Read					
3	Address Modes					Used				
4	ALU Operation						Used			
5	Memory or I/O Cycle		Read or Write					Read or Write		
6	Branch/Wait								Used	
7	Register Write				Write					Used

58

56

FIG. 5

ADDRESS	READ	WRITE	
118 — 0	Register R0..R7	Register R0..R7	138
120 — 1	Program Counter	Program Counter	136
122 — 2	Condition Code	Condition Code	134
124 — 3	Break Point	Stop	132
126 — 4	Wait	SCU Access Pointer	112
128 — 5	Semaphore Vector	Up Vector	109
6	RESERVED	Down Vector	110
7	Time	RESERVED	

130

FIG. 6

15
Unused




FIG. 7

Address Mode	Description	1-Word	2-Word
register	Rn	yes	no
register indirect	*Rn	yes	no
base displacement	*(Rn+K)	yes	yes
PC relative	*(PC+K)	yes	yes
absolute	*K	no	yes
immediate	K	some	some

[illegible]146

FIG. 9

150	// Initialize Constants SCUptr 0x04 SCUpc 0x00 SCUreg 0x00 SCU6r 0x03	// SCU pointer register // SCU program counter register // SCU thread register register // SCU stop/run register
151	<u>Word</u> <u>Address</u>	
	0 // System powers up in SIMD mode with all threads using common code 0	
152	1 InitializeThreads: 1 1 thrd r0 2 mov r2, 0x00	// ALL THREADS RUNNING // differentiate threads // initialize register R2 to zero
154	3 InitMemory: 3 3 st r2, r0, 0x00 4 add r0, r0, 0x08 5 blc r0, r0, 0x0E 6 bc 0x9, Initmemory	// write zeros to memory, SIMD Mode // 8-way parallel store to memory // move threads to next 8 memory locations // Check if 16k words initialized by testing bit 14 of word // if v bit=0, branch back
156	7 StopThreads: 7 7 mov r7, 0xFE 8 outp r7, SCU6r	// stop threads 1 to 7 // set up mask to only select thread 0 // set SCU stop vector for only thread 0 running
158	9 InitForMIMD: 9 9 mov r5, 0x38 10 mov r6, 23 12 mov r7, 0x800 14 mov r0, 0x100	// ONLY THREAD ZERO RUNNING // select SCU pointer value for thread 7 & its register R0 // set pointer to start of MIMD branch table // branch location for thread 7 // point thread to its branch location
160	15 SetMIMD: 15 15 outp r5, SCUptr 16 outp r6, SCUpc 17 outp r7, SCUreg 18 sub r7, r7, 0x100 19 sub r5, r5, 0x08 20 bc 0x0A, SetMIMD 21 mov r4, 0x00 22 outp r4, SCU6r	// restart threads in MIMD operating mode // select thread to change SCU pointer register // initialize program counters by SCU PC register // initialize R0 of selected thread to MIMD branch location // pointer to next branch address // shift to next thread value // loop until program counters of thread 7 to 1 initialized // set up SCU mask to select all threads // set SCU stop vector to run all threads
162	23 MIMDStart: 23 23 jsr r0, r0	// each thread branches to individual independent programs // jump to different program for each thread, start MIMD